<u>CLAIMS</u>

What is claimed is:

1	1. A method comprising:				
2	computing a complex phase difference between a current symbol and a previous				
3	symbol;				
4	separating a real value component (R) from a corresponding imaginary value				
5	component (I) forming the complex phase difference;				
6	determining at least one boundary constraint line of a complex phase map for a				
7	selected demodulation scheme; and				
8	computing an arithmetic combination of the real value component and the				
9	corresponding imaginary value component to detect whether a series of bits falls within				
10	a selected region of the complex phase map defined by the at least one boundary				
11 constraint line.					
4					
1	2. The method of claim 1, wherein the previous symbol is received by a				
2	demodulator determining the complex phase difference prior to the current symbol.				
1	3. The method of claim 2, wherein the previous symbol is received				
2	immediately prior to the current symbol.				
1	4. The method of claim 1, wherein the at least one boundary constraint line				
2	for the complex phase map associated with a Quaternary Phase Shift Keying (QPSK)				
3	demodulation scheme includes a first boundary constraint line being equivalent to R+I				
4	=0 and a second boundary constraint line being equivalent to $R-I=0$.				
1	5. The method of claim 1, wherein the at least one boundary constraint line				
2	for the complex phase map associated with a Binary Phase Shift Keying (BPSK)				
3	modulation scheme include a boundary constraint line being equivalent to $I = 0$.				
1	6. The method of claim 1, wherein the detection of the series of bits				
2	includes detecting a sign bit of the arithmetic combination being a signed 2's				
3	complement combination of an addition of the real value component and the imaginary				
4	value component.				

1	7. The method of claim 6, wherein the detection of the series of bits further			
2	includes detecting a sign bit of a bitwise inversion of a signed 2's complement			
3	combination of a subtraction of the imaginary value component from the real value			
4	component.			
1	8. The method of claim 1, wherein the detection of the series of bits			
2	includes detecting a sign bit of the real value component of the complex phase			
3	difference.			
1	9. The method of claim 1 further comprising performing a channel			
2	estimation operation on a carrier propagating a plurality of symbols, including the			
3	current symbol and the previous symbol, by counting a number of symbols that fall			
4	within an estimated area of the complex phase map, the estimated area being bounded			
5	by boundary constraint lines based on a parameterized real value component.			
1	10. The method of claim 9 further comprising:			
2	determining that the carrier is reliable if the number of symbols that fall within			
3	the estimated area is greater than a threshold value.			
1	11. A method comprising:			
2	determining a complex phase difference between a current symbol and a			
3	complex frequency representation operating as a reference symbol;			
4	separating a real value component (R) from a corresponding imaginary value			
5	component (I) forming the complex phase difference;			
6	determining at least one boundary constraint line of a complex phase map for a			
7	selected demodulation scheme; and			
8	detecting a first series of bits if an arithmetic combination of the real value			
9	component and the corresponding imaginary value component falls within a first			
10	selected region of the complex phase map defined by the at least one boundary			
11	constraint line.			
1	12. The method of claim 11, wherein the detecting of the first series of bits			
2	includes detecting a sign bit of the arithmetic combination being a signed 2's			

3 complement combination of an addition of the real value component and the imaginary 4 value component. 13. The method of claim 12, wherein the detecting of the first series of bits 1 2 further includes detecting a sign bit of a bitwise inversion of a signed 2's complement 3 combination of a subtraction of the imaginary value component from the real value 4 component. 1 14. The method of claim 11, wherein the detecting of the first series of bits 2 includes detecting a sign bit of the real value component of the complex phase 3 difference. 1 15. A demodulator comprising: 2 a logic unit to separate a real value component (R) from a corresponding 3 imaginary value component (I) forming a complex phase difference between two 4 symbols; 5 a Quaternary Phase Shift Keying (QPSK) demodulator unit to receive the real value component and the imaginary value component from the logic unit and to detect 6 7 at least two bit values; 8 a Binary Phase Shift Keying (BPSK) demodulator unit to receive the real value 9 component from the logic unit and to detect a bit value being equivalent to a sign bit of 10 the real value component; 11 a first select unit coupled to both the QPSK demodulator unit and the BPSK 12 demodulator unit, the first select unit to select one of the QPSK demodulator unit and 13 the BPSK demodulator unit to perform demodulation; 14 a second select unit coupled to the first select unit, the QPSK demodulator unit 15 and the BPSK demodulator unit, the second select unit to route either an output of the 16 QPSK demodulator unit or an output of the BPSK demodulator unit based on an output 17 from the first select unit. 1 16. A method comprising: 2 separating a real value component (R) from a corresponding imaginary value 3 component (I) forming a complex phase difference between two symbols provided over 4 a carrier;

5	computing at least one parameterized real value component (aR) by multiplying			
6	the real value component (R) with a parameter (a);			
7	for a plurality of symbols, counting a number of symbols that fall within an			
8	estimated area of a complex phase map associated with a selected demodulation			
9	scheme, the estimated area is bounded by boundary constraint lines based on the			
10	parameterized real value component; and			
11	determining that the carrier is reliable if the number of symbols that fall within			
12	the estimated	d area is greater than a threshold value.		
1	17.	The method of claim 16 further comprising:		
	determining that the carrier is unreliable if the number of symbols that fall			
3	within the es	timated area is less than the threshold value.		
1	18.	The method of claim 16 whencing the hound and the '		
2		The method of claim 16, wherein the boundary constraint lines are $aR+I=0$ and $aR-I=0$.		
2	equivalent to	ax+1-0 and $ax-1-0$.		
1	19.	The method of claim 16, wherein the boundary constraint lines are		
2	equivalent to	(i) $aR+I=0$, (ii) $aR-I=0$, (iii) $-R/a-I=0$, and (iv) $-R/a+I=0$.		
1	20.	A software module stored in a machine readable medium and executed		
2	by a processor, comprising:			
3	a first software module to separate a real value component (R) from a			
4	corresponding imaginary value component (I) forming a complex phase difference			
5	between multiple symbols provided over a carrier;			
6	a second software module to compute at least one parameterized real value			
7	component (aR) by multiplying the real value component (R) with a parameter (a);			
8	a third software module to count a number of symbols that fall within an			
9	estimated area of a complex phase map associated with a selected demodulation			
10	scheme, the estimated area is bounded by boundary constraint lines based on the			
11	parameterized real value component; and			
12	a fourth software module to determine that the carrier is reliable if the number			
13	of symbols th	at fall within the estimated area is greater than a threshold value and that		
14	the carrier is unreliable if the number of symbols that fall within the estimated area is			
15	less than the threshold value.			

1	21. A method comprising:
2	computing a complex phase difference between multiple symbols;
3	separating a real value component (R) from a corresponding imaginary value
4	component (I) that collectively form the complex phase difference;
5	detecting a first series of bits based on an arithmetic combination of the real
6	value component and the corresponding imaginary value component.
7	